The thermal decomposition of silicon carbide (SiC) is a promising method for producing wafer-scale single-crystal graphene. The optimal growth condition for high-mobility epitaxial graphene fabricated by infrared rapid thermal annealing is discussed in this paper.
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The thermal decomposition of silicon carbide (SiC) is a promising method for producing wafer-scale single-crystal graphene. The optimal growth condition for high-mobility epitaxial graphene fabricated by infrared rapid thermal annealing is discussed in this paper.
The surface structures, such as step-terrace and graphene coverage structures, on a nonoff-axis SiC(0001) substrate were well controlled by varying the annealing time in a range below 10 min. The mobility of graphene grown at 1620 ºC for 5 min in 100 Torr Ar ambient had a maximum value of 2089 cm 2 V -1 s -1 . We found that the causes of the mobility reduction were low graphene coverage, high sheet carrier density, and nonuniformity of the step structure.
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Introduction
Graphene is a two-dimensional carbon crystal that has attracted considerable attention owing to its excellent electrical 1, 2) and mechanical properties. 3, 4) In particular, owing to its very high carrier mobility, which has been reported to exceed 200,000 cm 2 V -1 s -1 , 5) it is expected to be applied as a post-silicon material. The most popular graphene fabrication method is mechanical exfoliation. 1, 2) Although the quality of exfoliated graphene is high, its sample size is very small for practical applications. The chemical vapor deposition
(CVD) method [6] [7] [8] [9] can be used to synthesize large-area graphene, but it yields polycrystal graphene, the grain size of which is similar to that of exfoliated graphene. In addition, these methods principally require complex film transfer processes in which the graphene quality markedly degrades. 10, 11) The thermal decomposition of SiC [12] [13] [14] [15] [16] [17] is the most promising method of growing wafer-scale single-crystal graphene. 17) Furthermore, this method does not require the transfer processes when a semi-insulative substrate is used.
18)
Graphene on a SiC substrate is expected to be applied as a platform of future electronic devices. [19] [20] [21] The growth mechanism of graphene grown by the thermal decomposition of SiC has been discussed in previous studies through analyses using scanning probe microscopy (SPM) [22] [23] [24] [25] and low-energy electron microscopy (LEEM). [23] [24] [25] [26] [27] [28] However, the detailed growth mechanism remains unclear. Surface structures continuously change in the SiC decomposition process because three bilayers of the SiC substrate are required to grow one atomic layer of graphene. Because step edges are a major source of carbon atoms, 29) the conformation of surface steps will be an important factor in epitaxial graphene growth.
It is known that the graphene grown in Ar ambient exhibits an almost atomic layer thickness. 23) The graphene in the terrace region can be controlled to exhibit a monolayer thickness because of its self-limiting growth mechanism. On the other hand, additional graphene layers preferentially grow from the step edge. 25) This unintentional graphene growth at the step edge is the main cause of nonuniform growth. In this study, we attempt to prevent this unintentional growth to realize highly uniform epitaxial graphene with high mobility. To control the surface structure of graphene on a SiC substrate, the infrared rapid thermal annealing (RTA) method is used. To prevent step bunching before the graphene growth stage, the sample temperature is immediately increased to the target preventing the unintentional graphene growth. The infrared RTA method is found to be suitable for this purpose. The RTA system can precisely control the temperature by rapidly increasing the temperature. The surface structure and electrical properties were measured after graphene growth. Furthermore, we discuss the annealing conditions for obtaining uniform, high-quality graphene.
Experimental procedure
4H-SiC(0001) non-off-axis semi-insulating substrates (Cree) diced to square pieces with 10 mm 2 size were used. The sample was cleaned using a mixture of sulfuric acid (H2SO4) and hydrogen peroxide (H2O2). Then, the surface oxide layer was removed using dilute hydrofluoric acid (HF). The epitaxially grown graphene layers were annealed at high temperatures in an Ar environment (100 Torr) by using a super-RTA system, SR1800
(THERMO RIKO). Figure 1 shows the annealing procedure for this experiment. The samples were annealed from room temperature to 1200 ºC in 5 min. The temperature was kept for 1 min at 1200 ºC for degassing. The temperature of the samples was rapidly increased to the target temperature to prevent any change in surface morphology. The samples were maintained at the target temperature (1600 -1700 ºC) for various annealing times of 0-10 min. The number of graphene layers was determined using SPM images taken using SPA400 (SII-NT). The mobilities and sheet carrier densities were measured by the van der Pauw method using a homemade device. The gold-plated spring loaded pins put on the four corners of the square sample. The applied magnetic field had a strength of 261 mT. annealing-time regime, the mobility is strongly affected by graphene coverage. With longer annealing times, a high carrier density reduces the carrier mobility. regions locally remained on the terrace when the annealing temperature was 1600 ºC.
Results and discussion
Temperature dependence
Because the effective thickness of the sample annealed at 1620 ºC was 1.03, an increase in effective thickness by 0.04 layers increased the mobility by 34 %. The surfaces of samples with growth temperatures ranging from 1620 to 1650 ºC were covered with monolayer graphene. The step bunching had a great impact on the mobility. The mobility was reduced by step-edge-divided terrace regions. 30) Epitaxial graphene was usually electron-doped 31, 32) because electrons were induced by Si atoms through the dangling bond of SiC. 33) The sheet carrier density of the sample annealed at 1620 ºC decreased by 41 % compared with that of the sample grown at 1600 ºC. We suppose that the mobility increased because the sheet carrier density was reduced by decreasing the dangling bond density under the optimal growth condition. Figure 7 shows the sheet carrier density as a function of the average step height. The sheet carrier density linearly increased with step height. Figure 8 shows the mobility as a function of the sheet carrier density. The theoretical curve was used as the Einstein relation in a previous study. The high mobility could be realized by controlling the surface structure. Thus, we successfully established the optimal growth condition for high-quality, uniform monolayer graphene. After fabricating devices with graphene on SiC, a high mobility can be obtained by controlling sheet carrier density. 35) The fabrication of uniform, highquality graphene can be expected to improve device properties.
Conclusions
We revealed that the surface structures of graphene on SiC can be precisely controlled under RTA conditions. To determine the time dependence, the annealing time was varied in the range of 0-10 min at 1600 ºC. The mobility showed a maximum at an annealing time of 3 min. The mobility decreased with further increase in annealing time. To determine the temperature dependence, the samples were annealed at 1600-1700 ºC with an annealing time of 5 min. The mobility showed a maximum at 1620 ºC. Under the optimal annealing condition (1620 ºC, 5 min), monolayer graphene covered the entire sample surface, and the step-terrace structure was not divided. Thus, we successfully optimized the annealing conditions for obtaining high-quality single-crystal graphene.
The proposed fabrication method will contribute to improving device properties. 
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